SUMMARY This paper presents a low power millimeter-wave oscillator consisting of a current-reused topology and buffer-feedback. By connecting a buffer-feedback topology between the core LC-tank of the oscillator and the output buffer stage, the simulated oscillation frequency of the proposed oscillator is increased by 17%, compared to that of the conventional current-reused oscillator. In addition, to obtain the same output power, the proposed oscillator reduces the power dissipation by 47%, compared to that of the conventional buffer-feedback oscillator. The prototype of the proposed oscillator is fabricated in a 65 nm CMOS technology with a size of 700 µm × 480 µm including pad. Measurement results indicate an oscillation frequency of 71.3 GHz, while dissipating 10 mA from a 1.6 V supply.
Introduction
With the scaling-down of the CMOS process, the maximum oscillation frequency ( f max ) of the transistor was improved up to 350 GHz in 65-nm CMOS technology [1] . As a result, millimeter-wave signal generators using silicon technology and advanced passive components have been the subjects of several studies [1] - [10] .
The conventional NMOS-only cross-coupled oscillator (XCO) is widely used due to ease of implementation and differential operation. The current-reused oscillator (CRO) has been reported and gained wide interest as a low power structure [2] . However, the operating frequency of the XCO and CRO is significantly reduced due to the parasitic capacitance of the buffer transistors, which are added directly to the LC-tank in parallel. To solve the operating frequency limitation, the buffer-feedback oscillator (BFO) was introduced; however, it consumes large amount of power [3] . This paper proposes a current-reused millimeter-wave oscillator with buffer-feedback that increases the operating frequency and reduces power consumption. Section 2 explains the proposed oscillator topology and compares the operating frequency with the conventional CRO structure. In Sect. 3, the output oscillation amplitude of the proposed oscillator is analyzed and compared with that of the conventional BFO.
Measurement results of the proposed oscillator are shown in Sect. 4 Figure 1 (a) presents a schematic of a conventional CRO [2] . Since a pair of complementary core transistors (M N , M P ) share the DC bias current, the power dissipation is reduced by half compared to that of the NMOS-only cross-coupled oscillator. Figure 1 (b) shows a schematic of the proposed oscillator, which employs current-reused topology for reducing power.
Proposed High Frequency Oscillator with BufferFeedback
The buffer-feedback technique was reported to improve the oscillation frequency by reduction of the parasitic capacitance of the buffer transistors and inductor by 1/4 and 1/2, respectively [3] . Using the buffer-feedback technique, the proposed oscillator can operate at higher oscillation frequencies than that of the current-reused topology. The transformer and inductor were customized using an electromagnetic simulator, which is L = 103 pH, Q = 21 and the transformer coupling-factor = 0.63. As shown in Fig. 2 , due to the buffer-feedback technique, the oscillation frequency of the proposed oscillator was increased by 17% compared to that of the conventional CRO.
Proposed Low Power Oscillator with Current-
Reused Structure Figure 3 shows the schematic of the conventional BFO and proposed oscillator with current-reused structure. To obtain the same oscillation amplitude, the proposed oscillator consumes much less power than that of the conventional BFO, since it generates larger effective transconductance to the LC-tank. As shown in Fig. 3 , both core transistors (M N and M P ) and buffer-feedback transistors (M fb ) contribute to generate the transconductance for the LC-tank, since the current of those transistors flows into the LC-tank through the transformer. In the conventional BFO of Fig. 3(a) , the gate of the feedback transistors (M fb ) is biased at the supply voltage (V DD ) through the primary windings of the transformer. On the other hand, in the proposed oscillator shown in Fig. 3(b) , the gate bias voltage of the feedback transistors becomes V DD /2 since it is connected to the drain node of the current-reused transistors (M N and M P ). As a result, the range of saturation mode operation for the core transistors is same at the two oscillators. However, the range of saturation mode operation for the feedback transistors in the conventional BFO is given by
whereas that of the proposed oscillator shown in Fig. 3(b) is 
where VDD, V sig and V th represent the supply voltage, oscillation amplitude and threshold voltage, respectively. From Eq. (1) and (2), the proposed oscillator increases the range of saturation mode operation for the feedback transistor by V DD /2. As a result, in the proposed oscillator, the overall effective transconductance of the feedback transistor is larger than that of the conventional BFO. Therefore, the proposed oscillator can dissipate a smaller power to obtain same output oscillation amplitude of the conventional BFO. In millimeter wave oscillator, a de-coupling capacitor between the gate and the drain of the opposite side can be used to apply the optimal gate bias voltage. However, it requires the large chip area and losses due to the extra capacitors, resistors, and voltage generator or pad. Furthermore, the decoupling capacitor technique degrades the start-up condition and phase noise performance. Figure 4 shows the saturation mode operation range at the drain node of the feedback transistor, when the oscillation amplitude of the conventional BFO and proposed oscillator is identical. In Fig. 4 , the region of the saturation mode operation is illustrated from Eqs. (1) and (2) . The average transconductance Gm of the oscillator in one period is given by G m of the conventional BFO oscillator is given by 
whereas that of the proposed oscillator is 
From Fig. 4 and Eq. (3)- (5), the feedback transistor of the proposed oscillator stays longer in the saturation mode region (t 1 ∼ t 4 and t 5 ∼ t 8 ) than that of the conventional BFO (t 2 ∼ t 3 and t 6 ∼ t 7 ), at the same oscillation period. Since the transconductance in the saturation region is much higher than that in the triode region, the proposed oscillator achieves larger effective transconductance, compared to that of the conventional BFO. Figure 5 shows the equivalent circuit of the oscillator tank. From Fig. 3 , the output voltage of oscillator core is given by
Therefore, assuming that the tank resistance, R P , is identical, the large transconductance lead to increase in the oscillation amplitude. Table 1 lists the simulated power dissipation comparison of the conventional BFO and proposed oscillator at the same oscillation amplitude and oscillation frequency. For fair comparison, the size and Q-factor of the transformer are identical and the size of transistors are selected to oscillate at 75 GHz in the two oscillators shown in Fig. 3 . The power dissipation of the proposed current-reused oscillator (16 mW) was approximately 47% lower than that of the conventional BFO (30 mW) due to the larger overall effective transconductance. The simulation results were in good agreement with the theoretical predictions. Figure 6 shows a fabricated chip photograph of the proposed current-reused millimeter-wave oscillator with bufferfeedback. The proposed oscillator is implemented in a 65 nm CMOS process with a size of 700 µm × 480 µm including pad. In Fig. 1(a) and (b), Lm and Cm are the impedance matching inductance and capacitance for the 50 Ω output load and λ/4 is the RF chokes (electrical length of λ/4) using a microstrip line.
Measurement Results and Discussion
The proposed oscillator is measured on an Agilent E4440A spectrum analyzer. Figure 7 shows the calibrated output spectrum of the proposed oscillator. The conversion loss of the harmonic mixer with the diplexer is 36 dB; the insertion losses of the probe tip and the coaxial cable are 1 dB and 10 dB, respectively, at 71 GHz. The proposed oscillator operates at 71.3 GHz with a total current of 30 mA from a 1.6 V supply including core oscillator and buffer. The proposed topology oscillates from 71.5 GHz to 74.5 GHz over supply voltage from 2 to 1 V. The measured phase noise shows −95 dBc/Hz at 1 MHz offset frequency. Table 2 shows the performance comparison of the proposed oscillator and other published oscillators. The applied FOM is calculated by FOM = L{∆ω} − 20 log ( ω 0 ∆ω ) + 10 log
where L{∆ω} is phase noise at ∆ω offset, ω 0 is the center frequency, and P DC is DC power consumption. 
Conclusion
A low power and high frequency oscillator that adopts current-reused structure and buffer-feedback topology is presented. The oscillation frequency of the proposed oscillator was increased by reducing the gate capacitance of the buffer transistors using the buffer-feedback technique. The power dissipation of the proposed oscillator was improved using the current-reused structure that increases the overall effective transconductance of the feedback transistors. The proposed oscillator can be adopted to a high frequency and low power CMOS signal generator.
